Part Number Hot Search : 
HD4815 SRR1260 31000 TOP249YN TB0500A LBN70A28 HD4815 1N5999B
Product Description
Full Text Search
 

To Download PI6C48535-01L Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 PI6C48535-01
3.3V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer
Features
* * * * * * * * * * * Maximum operation frequency: 500 MHz 4 pair of differential LVPECL outputs Selectable CLK0 and CLK1 inputs CLK0, CLK1 accept LVCMOS, LVTTL input level Output Skew: 80ps (maximum) Part-to-part skew: 150ps (maximum) Propagation delay: 1.9ns (maximum) 3.3V power supply Pin-to-pin compatible to ICS8535-01 Operating Temperature: -40oC to 85oC Packaging (Pb-free & Green available): -- 20-pin TSSOP (L)
Description
The PI6C48535-01 is a high-performance low-skew LVPECL fanout buffer. PI6C48535-01 features two selectable single-ended clock inputs and translates to four LVPECL outputs. The CLK0 and CLK1 inputs accept LVCMOS or LVTTL signals. The outputs are synchronized with input clock during asynchronous assertion/ deassertion of CLK_EN pin. PI6C48535-01 is ideal for singleended LVTTL/LVCMOS to LVPECL translations. Typical clock translation and distribution applications are data-communications and telecommunications.
Block Diagram
CLK_EN D LE CLK CLK1 0 1 Q0 nQ0 Q1 nQ1 CLK_SEL Q2 nQ2 Q3 nQ3
Pin Configuration
Q
VEE CLK_EN CLK_SEL CLK0 NC CLK1 NC NC NC VCC
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
Q0 NQ0 VCC Q1 NQ1 Q2 NQ2 VCC Q3 NQ3
1
PS8735A
11/15/05
PI6C48535-01 3.3V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer
Pin Description
Name VEE CLK_EN CLK_SEL CLK0 CLK1 NC VCC Q3, nQ3 Q2, nQ2 Q1, nQ1 Q0, nQ0 Pin # 1 2 3 4 6 5, 7, 8, 9 10, 13, 18 11, 12 14, 15 16, 17 19, 20 P O O O O Type P I_PU I_PD I_PD I_PD Connect to Negative power supply Synchronizing clock enable. When high, clock outputs follow clock input. When low, Qx outputs are forced low, nQx outputs are forced high. LVCMOS/LVTTL level with 50K pull up. Clock select input. When high, selects CLK1 input. When low, selects CLK0 input. LVCMOS/LVTTL level with 50K pull down. LVCMOS / LVTTL clock input LVCMOS / LVTTL clock input No internal connection. Connect to 3.3V. Differential output pair, LVPECL interface level. Differential output pair, LVPECL interface level. Differential output pair, LVPECL interface level. Differential output pair, LVPECL interface level. Description
Notes: 1. I = Input, O = Output, P = Power supply connection, I_PD = Input with pull down, I_PU = Input with pull up.
Pin Characteristics
Symbol CIN R_pullup R_pulldown Parameter Input Capacitance Input Pullup Resistance Input Pulldown Resistance 50 50 Conditions Min. Typ. Max. 4 Units pF K
Control Input Function Table
Inputs CLK_EN 0 0 1 1 CLK_SEL 0 1 0 1 Selected Source CLK0 CLK1 CLK0 CLK1 Q0:Q3 Diasbled: Low Disabled: Low Enabled Enabled Outputs
nQ0:nQ3
Diasbled: High Disabled: High Enabled Enabled
Notes: 1. After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show below.
2
PS8735A
11/15/05
PI6C48535-01 3.3V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer Figure 1. CLK_EN Timing Diagram
Disabled Enabled
CLK0 CLK1 CLK_EN
nQ0:nQ3 Q0:Q3
Clock Input Function Table
Inputs CLK0 or CLK1 0 1 Q0:Q3 LOW HIGH Outputs
nQ0:nQ3
HIGH LOW
Absolute Maximum Ratings
Symbol VCC VIN VOUT TSTG Parameter Supply voltage Input voltage Output voltage Storage temperature Conditions Referenced to GND Referenced to GND Referenced to GND -0.5 -0.5 -65 Min. Typ. Max. 4.6 VCC+0.5V VCC+0.5V 150 V
oC
Units
Notes: 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress speci fications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Operating Conditions
Symbol VCC TA IEE Parameter Power Supply Voltage Ambient Temperature Power Supply Current 500 MHz Conditions Min. 3.0 -40 Typ. 3.3 Max. 3.6 85 60 Units V
oC
mA
3
PS8735A
11/15/05
PI6C48535-01 3.3V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer LVCMOS/LVTTL DC Characteristics (TA = -40oC to 85oC, VCC = 3.0V to 3.6V unless otherwise stated below.)
Symbol VIH VIL IIH IIL Input High Voltage Input Low Voltage Input High Current Input Low Current Parameter CLK0, CLK1, CLK_EN, CLK_SEL CLK0, CLK1 CLK_EN, CLK_SEL CLK0, CLK1, CLK_SEL CLK_EN CLK0, CLK1, CLK_SEL CLK_EN VIN = VCC = 3.6V VIN = VCC = 3.6V VIN = 0V, VCC = 3.6V VIN = 0V, VCC = 3.6V -5 -150 Conditions Min. 2 -0.3 -0.3 Typ. Max. VCC+0.3 1.3 0.8 150 5 Units V V V uA uA uA uA
LVPECL DC Characteristics (TA = -40oC to 85oC, VCC = 3.0V to 3.6V unless otherwise stated below.)
Symbol VOH VOL VSWING
Notes: 1.
Parameter Output High Voltage(1) Output Low Voltage(1) Peak-to-peak Output Voltage Swing
Conditions
Min. VCC-1.4 VCC-2.0 0.6
Typ.
Max. VCC-0.9 VCC-1.7 1.0
Units
V
Outputs terminated with 50 to VCC-2.0V
AC Characteristics (TA = -40oC to 85oC, VCC = 3.0V to 3.6V)
Symbol fmax tPd Tsk(o) Tsk(pp) tr/tf odc Parameter Output Frequency Propagation Part-to-part Delay(1) Skew(2) 20% - 80% 80 40 Skew(3) 1.0 Output-to-output Conditions Min. Typ. Max. 500 1.9 80 150 400 60 % ps Units MHz ns
Output Rise/Fall time Output Duty Cycle
Notes: 1. Measured from the VCC/2 of the input to the differential output crossing point 2. Defined as skew between outputs at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point. 3. Defined as skew between outputs on different parts operating at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point. 4. All parameters are measured at 500 MHz unless noted otherwise
4
PS8735A
11/15/05
PI6C48535-01 3.3V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer Packaging Mechanical: 20-Pin TSSOP (L)













Ordering Information
Ordering Code PI6C48535-01L PI6C48535-01LE Package Code L L Package Description 20-pin 173-mil wide TSSOP Pb-free & Green 20-pin 173-mil wide TSSOP
Notes: * Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ * E = Pb-free & Green * X suffix = Tape/Reel
Pericom Semiconductor Corporation * 1-800-435-2336 * www.pericom.com
5
PS8735A 11/15/05


▲Up To Search▲   

 
Price & Availability of PI6C48535-01L

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X